

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,286	06/27/2003	Abbas Ali	TI-31505A	8530	
23494 7	590 04/24/2006		EXAM	EXAMINER	
TEXAS INSTRUMENTS INCORPORATED			VINH,	VINH, LAN	
P O BOX 655474, M/S 3999 DALLAS, TX 75265			ART UNIT	PAPER NUMBER	
			1765		
			DATE MAILED: 04/24/2006	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

			_ ′
	Application No.	Applicant(s)	/
065 4 4: 0	10/608,286	ALI ET AL.	
Office Action Summary	Examiner	Art Unit	
	Lan Vinh	1765	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the d	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period versions are provided to the provided period for reply within the set or extended period for reply will, by statute, any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tiry within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed rs will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
 1) Responsive to communication(s) filed on 13 M 2a) This action is FINAL. 2b) This 3) Since this application is in condition for allowar closed in accordance with the practice under E 	action is non-final.		,
Disposition of Claims			
4) ☐ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) 18 is/are allowed. 6) ☐ Claim(s) 1-17 is/are rejected. 7) ☐ Claim(s) 19 and 20 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or Application Papers	vn from consideration. r election requirement.		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Examine 10.	epted or b) objected to by the l drawing(s) be held in abeyance. Section is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		

Art Unit: 1765

DETAILED ACTION

Response to Amendment/Argument

1. Applicant's arguments, see pages 7-8 of the response, filed 3/13/2006, with respect to the rejection(s) of claim(s) 1-3, 6-9,12-15 under 35 U.S.C 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn.

However, upon further consideration, a new ground(s) of rejection under 35 U.S.C 103(a) is made in view of Chao et al (US 6,429,119) and newly cited reference of Oh (US 6,372,606). In addition, the applicants argue that there is no motivation to modify Chao because Chao teaches the deposition of an ARC layer (e.g., SiON) 30 after a first trench 20 is formed, the ARC layer 30 is deposited into the first trench to reduce etch stop layer facets from forming during subsequent formation of the second trench and by moving formation of this liner 30 to before first trench formation as claimed, it would no longer operate to prevent the facets as intended. This argument is unpersuasive because the proposed modification suggests to add an ARC layer over the second dielectric layer as required in claims 1, 7, 13, the proposed modification does not suggest to move layer 30 that is formed on the second dielectric layer 19.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 2

Art Unit: 1765

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-3, 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao et al (US 6,429,119) in view of Oh (US 6,372,606)

Chao discloses a process for manufacturing dual damascene. This process comprises the steps of:

providing a silicon substrate 10 containing conductive line 12 (col 7 lines 34-36; fig. 2), which reads on providing a silicon substrate containing one or more electronic devices

forming a first dielectric layer 17 over the substrate 10, layer 17 having a thickness/first thickness (col 7, lines 60-63; fig. 2)

forming a first etch stop layer 18 (SiN) over dielectric layer 17/first dielectric layer (col 8, lines 1-5; fig. 3)

forming a second dielectric layer 19 over the first dielectric layer 17, layer 19 having a thickness (col 8, lines 10-12, fig. 2)

Art Unit: 1765

etching a first trench in the dielectric layer 19/second dielectric layer (col 8, lines 35-40; fig.3)

etching at the same time a second trench having a depth in the second dielectric layer 19 and the first trench in the first dielectric layer 17 (col 8, lines 45-50 and fig. 4, fig. 4 shows that the depth of second trench/second depth is approximately equal to the thickness of second dielectric layer 19

forming a barrier/liner film in the first and second trench (col 8, lines 55-60)

forming a contacting/conductive copper layer filling both first and second trenches

(col 8, lines 56-65)

Unlike the instant claimed inventions as per claims 1-2, Chao fails to disclose the step of forming an ARC layer of SiON over the second dielectric layer prior to etching the trench

Oh discloses a method for forming a semiconductor structure comprises the step of forming an ARC layer of SiON 108 over the second dielectric layer 106 prior to etching the trench (col 3, lines 42-45; fig. 2A-2B)

Since Chao is concerned with a step of patterning the layer 19/second dielectric layer using a photoresist layer before etching the trench (col 8, lines 20-25), one skilled in the art at the time the invention was made would have found it obvious to modify Chao method by adding the step of forming an ARC layer of SiON over the dielectric layer prior to etching the trench as per Oh because Oh discloses that the ARC layer serves as a mask for the subsequent steps of forming trenches and stabilizes the size of the

Art Unit: 1765

photoresist pattern during photolithography to secure the design process margin (col 3, lines 51-54)

The limitations of claims 3, 6 have been discussed above

3. Claims 4-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao et al (US 6,429,119) in view of Oh (US 6,372,606) and further in view Gabriel et al (US 6,475,929)

Chao as modified by Oh has been described above. Chao and Oh differs from the instant claimed inventions as per claims 4-5 by forming the first and second dielectric layers of silicon oxide instead of FSG (Fluorosilicate glass)

However, Gabriel in a method of forming dual damascene, discloses that a dielectric layer can be formed of silicon oxide or FSG (col 7, lines 25-28)

Hence, one skilled in the art would have found it obvious to substitute Chao silicon oxide dielectric layer with FSG in view of Gabriel teaching because Gabriel discloses that the silicon oxide and FSG are material capable of acting as a dielectric layer (col 7, lines 25-27)

4. Claims 7-9, 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao et al (US 6,429,119) in view of Oh (US 6,372,606)

Chao discloses a process for manufacturing dual damascene. This process comprises the steps of:

Art Unit: 1765

providing a silicon substrate 10 containing conductive line 12 (col 7 lines 34-36; fig. 2), which reads on providing a silicon substrate containing one or more electronic devices

forming a first dielectric layer 17 over the substrate 10, layer 17 having a thickness/first thickness (col 7, lines 60-63; fig. 2)

forming a first etch stop layer 18 (SiN) over dielectric layer 17/first dielectric layer (col 8, lines 1-5; fig. 3)

forming a second dielectric layer 19 over the first dielectric layer 17, layer 19 having a thickness (col 8, lines 10-12, fig. 2)

etching a first trench in the dielectric layer 19/second dielectric layer and the first dielectric layer 17, the first trench having a depth that is greater than the thickness of the layer 19/second dielectric (col 8, lines 35-40; fig.3)

etching at the same time a second trench having a depth in the second dielectric layer 19 and the first trench in the first dielectric layer 17 (col 8, lines 45-50 and fig. 4, fig. 4 shows that the depth of second trench/second depth is approximately equal to the thickness of second dielectric layer 19

forming a barrier/liner film in the first and second trench (col 8, lines 55-60)

forming a contacting/conductive copper layer filling both first and second trenches

(col 8, lines 56-65)

Unlike the instant claimed inventions as per claim 7, Chao fails to disclose the step of forming an ARC layer of SiON over the second dielectric layer prior to etching the trench

Oh discloses a method for forming a semiconductor structure comprises the step of forming an ARC layer of SiON 108 over the second dielectric layer 106 prior to etching the trench (col 3, lines 42-45; fig. 2A-2B)

Since Chao is concerned with a step of patterning the layer 19/second dielectric layer using a photoresist layer before etching the trench (col 8, lines 20-25), one skilled in the art at the time the invention was made would have found it obvious to modify Chao method by adding the step of forming an ARC layer of SiON over the dielectric layer prior to etching the trench as per Oh because Oh discloses that the ARC layer serves as a mask for the subsequent steps of forming trenches and stabilizes the size of the photoresist pattern during photolithography to secure the design process margin (col 3, lines 51-54)

Regarding claim 8, one skilled in the art at the time the invention was made would have found it obvious that Chao and Oh silicon oxynitride ARC layer would have had the atomic percent numbers as recited in claim 8 because the atomic percent numbers are physical propedies of SiON (see prior art of record for evidence of this basis)

The limitations of claims 9, 12 have been discussed above

5. Claims 10-11, 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao et al (US 6,429,119) in view of Oh (US 6,372,606) and further in view Gabriel et al (US 6,475,929)

Art Unit: 1765

Chao as modified by Oh has been described above. Chao and Oh differs from the instant claimed inventions as per claims 10-11, 16-17 by forming the first and second dielectric layers of silicon oxide instead of FSG (Fluorosilicate glass)

However, Gabriel in a method of forming dual damascene, discloses that a dielectric layer can be formed of silicon oxide or FSG (col 7, lines 25-28)

Hence, one skilled in the art would have found it obvious to substitute Chao silicon oxide dielectric layer with FSG in view of Gabriel teaching because Gabriel discloses that the silicon oxide and FSG are material capable of acting as a dielectric layer (col 7, lines 25-27)

6. Claims 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao et al (US 6,429,119) in view of Oh (US 6,372,606)

Chao discloses a process for manufacturing dual damascene. This process comprises the steps of:

providing a silicon substrate 10 containing conductive line 12 (col 7 lines 34-36; fig. 2), which reads on providing a silicon substrate containing one or more electronic devices

forming a first etch stop 16 over the substrate (fig. 3)

forming a first dielectric layer 17 over the etch stop 16 (col 7, lines 60-63; fig. 2) forming a second etch stop layer 18 (SiN) over dielectric layer 17/first dielectric layer

(col 8, lines 1-5; fig. 3)

Art Unit: 1765

forming a second dielectric layer 19 over the second etch stop 18 (col 8, lines 10-12, fig. 2)

etching a first trench through the dielectric layer 19/second dielectric layer and the second etch stop 18 (col 8, lines 35-40; fig.3)

etching at the same time a second trench having a second width greater than the width of the first trench in the second dielectric layer down to the second etch stop 18 and etching the first trench through the first dielectric layer 17 down to the first etch stop 16/46, wherein the second trench overlies the first trench (col 8, lines 45-52; fig. 4)

Unlike the instant claimed inventions as per claims 13-14, Chao fails to disclose the step of forming an ARC layer of SiON over the second dielectric layer prior to etching the first trench

Oh discloses a method for forming a semiconductor structure comprises the step of forming an ARC layer of SiON 108 over the second dielectric layer 106 prior to etching the trench (col 3, lines 42-45; fig. 2A-2B)

Since Chao is concerned with a step of patterning the layer 19/second dielectric layer using a photoresist layer before etching the trench (col 8, lines 20-25), one skilled in the art at the time the invention was made would have found it obvious to modify Chao method by adding the step of forming an ARC layer of SiON over the dielectric layer prior to etching the trench as per Oh because Oh discloses that the ARC layer serves as a mask for the subsequent steps of forming trenches and stabilizes the size of the photoresist pattern during photolithography to secure the design process margin (col 3, lines 51-54)

Art Unit: 1765

The limitation of claim 15 has been discussed above

Allowable Subject Matter

Page 10

Claim 18 allowed.

Claims 19-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is an examiner's statement of reasons for allowance: Regarding claim 18, the cited prior art of record fails to disclose or suggest a method for forming a dual damascene structure comprises a step of removing the first etch stop layer at a bottom portion of the first trench, in combination with the rest of the steps of claim 18

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Sim et al (US 6,423,654) discloses that SiON has an atomic composition ratio of silicon (25-40%), oxygen (25-40%), nitrogen (25-40%) (abstract)

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lan Vinh whose telephone number is 571 272 1471. The examiner can normally be reached on M-F 8:30-5:30 PM.

Art Unit: 1765

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on 571 272 1465. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

April 20, 2006